/ Docket No. TSMC2000-004

Sir:

msmitted herewith for filing is the Patent Application of:

entor: MING-DOU KER AND MAU-LIN WU

POWER-RAIL ESD CLAMP CIRCUITS WITH WELL-TRIGGERED PMOS



Enclosed are:

| X | 14 | sheets | of | drawing( | s | ) - | formal |
|---|----|--------|----|----------|---|-----|--------|

X An assignment of the invention to Taiwan Semiconductor Manufacturing Company

An associate power of attorney

The filing fee has been calculated as shown below:

| - January            | (Col. 1)       | (Col. 2)     | OTHER THAN A | SMALL ENTITY    |
|----------------------|----------------|--------------|--------------|-----------------|
| 章<br>第OR:            | NO. FILED      | NO. EXTRA    | RATE         | FEE             |
| BASIC FFF            |                | >            |              | \$ 690.         |
| TOTAL CLAIMS         | <b>28</b> -20= | 88           | x 18 =       | \$ 144.         |
| indep claims         | <b>1</b> 0 -3= | 7            | x 78 =       | \$ 544.         |
| MULTIPLE             | DEPENDENT CLA  | IM PRESENTED | + 260 =      |                 |
| MULTIPLE<br>TI<br>TI |                | S            | SUB TOTAL    | <b>\$</b> 1318. |
|                      |                | Z            | ASSIGNMENT   | \$40.           |
| Times*               |                |              | COTAL        | \$ 1,358.       |

Please charge my Deposit Account No. 19-0033 in the amount of \$ 1,358. A duplicate copy of this sheet is enclosed.

The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 19-0033. A duplicate copy of this sheet is enclosed.

X Any additional filing fees required under 37 CFR \$1.16.

 $\mathbf{x}$  Any patent application processing fees under 37 CFR §1.17.

Ryspectfully submitted CAORGE SAILE, REG. NO. 19,572

# POWER-RAIL ESD CLAMP CIRCUITS WITH WELL-TRIGGERED PMOS

## Related Patent Application

This application is related to Serial Number 09/378,948 filed on 08/23/99, assigned to a common assignee.

#### BACKGROUND OF THE INVENTION

#### (1) Field of the Invention

The invention relates to the fabrication of integrated circuit devices, and more particularly, to a method for creating an Electrostatic Discharge (ESD) protection circuit for well-triggered PMOS devices.

#### (2) Description of the Prior Art

In the deep submicron CMOS technology, ESD damage has become one of the main reliability concerns. Some processing techniques that is applied in advanced CMOS technology procedures can lead to degradation of the performance of ESD circuits that are part of the creation of Integrated Circuits (IC's). Examples of these advanced processing techniques are the formation of Lightly Doped Drain (LDD) regions in the MOSFET devices, the formation of salicided drain/source surface regions for MOSFET

devices and the formation of extremely thin gate oxide layers underneath the gate electrodes of MOSFET devices. To improve the performance of ESD circuitry of deep submicron CMOS IC's, a number of design methods and approaches have been proposed and applied to I/O cells and Power/Ground cells of semiconductor devices. These methods included ESD protection devices, ESD protection circuits, ESD layout technique, and process modifications. For general industrial applications, the input/output pins of the Integrated Circuits must be able to sustain extreme voltage levels when in contact with an ESD source in excess of 2000 volts. In order to achieve this objective, ESD protection circuits are placed around the I/O pads of the IC's such that these ESD protection circuits protect the IC's against potential ESD damage. The ESD protection circuits shunt the electrostatic charges that originate in the ESD source away from the IC thereby preventing damage to the IC.

It had been shown that ESD clamp circuits that are implemented between power (VDD) and ground lines (VSS) can improve the ESD performance of the whole chip. For ESD clamp circuits of the VDD-to-VSS type, several patents have been filed during recent years [1-5]. Among these patents, some provide for the application of gate-driven techniques [6-7] while others apply substrate-driven techniques [8-9]. In some patents, for

instance [1-2] and [4-5], NMOS has been used as an ESD clamp circuit while PMOS has been used as an ESD clamp circuit in other patents [3].

Fig. 1 shows the VDD-to-VSS ESD clamp circuit that is implemented using a resistor 10, a capacitor 12, an inverter 14 and an NMOS device 16 having a load resistance 18. This example is further detailed and is representative of the U.S. Patents under References [1-2]. This circuit can help to efficiently turn on the NMOS device by making use of the delay of the RC time constant. For general cases, the value of the RC time constant is designed in the order of micro-seconds.

The VDD-to-VSS ESD clamp circuit implemented using a resistor 10, a capacitor 12 and a PMOS device 20 is shown in Fig. 2. This example is further detailed and is representative of the U.S. Patents under Reference [3]. The delay caused by the RC time constant of the circuit, which is determined by the values of the resistor 10 and the capacitor 12, can help to turn on the PMOS device 20 if the ESD overstress occurs between the VDD and VSS power rails.

In other patents [4-5], the VDD-to-VSS ESD clamp circuit has been implemented using the gate-coupled effect, the schematic

diagram for this application is shown in Fig. 3. When the ESD overstress voltage is between the VDD and VSS power rails, the voltage of the node N (Vg) is coupled to a high voltage VDD and causes the NMOS device 22 to turn on. After the NMOS device 22, having a load resistance of 24, is turned on, thereby passing the ESD current from VDD to VSS. Therefore, the ESD level of this ESD clamp circuit is improved [6-7]. However, the gate-driven effect has been confirmed to cause a sudden degradation on the ESD level of ESD-protection devices when the voltage of the gate is too high [8-9]. On the other hand, the substrate-triggered effect can continue to increase the ESD level of ESD-protection devices [9]. Therefore, the substrate-triggering technique is used to design the efficient ESD clamp circuit in this invention. It must further be realized that while using the p-substrate CMOS process, it is easier to control the voltage of the N-well than it is to control the voltage of the p-substrate. This is because the p-substrate must be connected to ground voltage in the integrated circuits, while the N-well can be isolated from other voltage sources.

The following U.S. Patents and other publications relate to ESD circuits.

- 1) K. Lee, "Power rail ESD protection circuit,"
  US Patent # 5,237,395, 1993.
- 2) W. Miller, "Electrostatic discharge detection and clamp control circuit," US Patent # 5,255,146, 1993.
- 3) D. Puar, "Shunt circuit for electrostatic discharge protection," US Patent # 5,287,241, 1994.
- 4) C. Duvvury and R. N. Rountree, "Output buffer with improved ESD protection," US Patents # 4,855,620, 1989.
- 5) M.D. Ker, C.Y. Wu, T. Cheng, C.N. Wu, and T.L. Yu, "Capacitor-couple electrostatic discharge protection circuit," US Patent # 5,631,793, 1997.
- 6) C. Duvvury, D. Briggs, J. Rodrigues, F. Carvajal, A. Young, D. Redwine, and M. Smayling, "Efficient npn operation in high voltage NMOSFET for ESD robustness," Tech. Dig. of IEDM, pp. 345-348, 1995.

- 7) J. Chen, A. Amerasekera, and C. Duvvury, "Design methodology for optimized gate driven ESD protection circuits in submicron CMOS processes," Proc. of EOS/ESD Symp., pp. 230-239,1997.
- 8) A. Amerasekera, C. Duvvury, V. Reddy, and M. Rodder,
  "Substrate triggering and salicide effects on ESD performance and
  protection circuit design in deep submicron CMOS processes",
  Tech. Dig. of IEDM, pp. 547-550, 1995.
- 9) T. Y. Chen, M.D. Ker, and C.Y. Wu, "Experimental investigation on the HBM ESD characteristics of CMOS devices in a 0.35-um silicided process," International Symposium on VLSI Technology, Systems, and Applications, p. 35-38, 1999.

## SUMMARY OF THE INVENTION

A principle objective of the invention is to provide new Electrostatic Discharge (ESD) protection circuits containing ESD pulse detection circuits and ESD clamp circuits.

Another objective of the invention is to provide an ESD pulse detection circuit that is formed by a resistor, a capacitor and an inverter that controls the gate of an ESD clamp circuit

for efficient turn-on the ESD clamp circuit under conditions of ESD overstress.

Another objective of the invention is to provide an ESD pulse detection circuit that triggers the well of a PMOS device for efficient turn-on of the ESD clamp circuit under conditions of ESD overstress.

Yet another objective of the invention is to provide an ESD pulse detection circuit that efficiently triggers the lateral p-n-p parasitic junction transistor and the vertical p-n-p parasitic junction transistor under conditions of ESD overstress.

A further objective of the invention is to provide an ESD protection circuit that is connected between two terminals of an integrated circuit in order to dissipate an electrostatic charge from an ESD source that is placed in contact with the two terminals thereby preventing damage to the integrated circuit of to which the two terminals are connected.

Yet another objective of the invention is to provide a method for effectively protecting against ESD overstress between power rails.

The present invention provides for a new power-rail ESD clamp circuit with a well-triggered PMOS device. The method of the invention efficiently bypasses the ESD overstress voltage between the VDD and VSS power rails. In accordance with the objectives of the invention, a new ESD (Electrostatic Discharge) protection circuit with well-triggered PMOS is provided for application in power-rail ESD protection. A PMOS device is connected between the VDD and VSS power lines to sustain the ESD overstress current during the time that the ESD voltage is applied between the VDD and the VSS power lines. In deep submicron CMOS p-substrate technology, the weak point of ESD overstress control is typically associated with the NMOS device. For this reason, the invention uses a power-rail ESD clamp circuit that incorporates a PMOS device. Applying gate-coupled and N-well triggering techniques, the PMOS can be turned on more efficiently when the ESD overstress is present between the power lines. For p-substrate CMOS technology, it is difficult to couple a high voltage to the substrate of the NMOS device while high voltage is readily coupled to the N-well of a PMOS device. The proposed ESD clamp circuit can be applied efficiently to protect the ESD overstress between power rails.

#### BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 shows a schematic diagram of a Prior Art implementation of a VDD-to-VSS ESD clamp circuit using a NMOS device.
- Fig. 2 shows a schematic diagram of a Prior Art implementation of a VDD-to-VSS ESD clamp circuit using a PMOS device.
- Fig. 3 shows a schematic diagram of a Prior Art implementation of a VDD-to-VSS ESD clamp circuit using a NMOS device where the implementation is based on using the gate-coupled effect.
- Fig. 4 shows a schematic diagram of the implementation of an ESD pulse detection circuit of the invention using a PMOS device.
- Fig. 5 shows the simulation results of the ESD pulse protection circuit of the invention under conditions of ESD overstress.
- Fig. 6 shows a graphic plot of values of VDD and Vgs for the entire simulation period.

Fig. 7 shows a graphic plot wherein the simulation results that have been shown in Fig. 6 are further magnified in order to show the maximum value of Vgs.

Figs. 8 through 10 show simulation results that have focused on the relationship between the performance of the ESD pulse detection circuit and the circuit parameters, as follows:

Fig. 8 shows how the resistance value affects the PMOS the turn-on time,

Fig. 9 shows how the capacitance value affects the PMOS turn-on time,

Fig. 10 shows how the channel width of the PMOS device affects the PMOS turn-on time.

Figs. 11 through 14 show circuit implementations of the circuit of the invention, as follows:

Fig. 11 shows the implementation whereby:
the resistor is implemented using either a poly resistor or

a diffusion resistor or a well resistor while the capacitor is provided by either a metal capacitor or a PMOS gate capacitor,

the PMOS gate is connected to the VDD node and is under overstress, an extra NMOS  $(M_{\rm N1})$  is added to protect the gate oxide of the MOS gate capacitor.

Fig. 12 shows the implementation whereby:

the resistor is implemented using either a poly resistor or a diffusion resistor or a well resistor while the capacitor are provided by either a metal capacitor or a PMOS gate capacitor.

Fig. 13 shows the implementation whereby:

the resistor is implemented using an active PMOS

the capacitor is either a metal capacitor or a PMOS gate

capacitor

the PMOS gate is connected to the VDD node and is under overstress, an extra NMOS  $(M_{\rm N1})$  is added to protect the gate oxide of the MOS gate capacitor.

Fig. 14 shows the implementation whereby:

the resistor is implemented using an active NMOS

the capacitor is either a metal capacitor or a PMOS gate
capacitor.

Fig. 15 shows a diagram of a circuit of the invention using a well-triggered PMOS ESD clamp circuit that is combined with the gate-coupled technique.

Fig. 16 shows a diagram of a circuit of the invention using a well-triggered PMOS ESD clamp circuit whereby the gate of the PMOS device is connected to the VDD node through a resistor  $R_{\rm g}$ .

Fig. 17 shows a diagram of a circuit of the invention using a well-triggered PMOS ESD clamp circuit whereby the capacitor C of Fig. 15 and 16 is replaced by a parasitic capacitor between the gate and the drain of the  $M_{\rm P}$  using the well-triggered combined with gate-coupled techniques.

Fig. 18 shows a diagram of a circuit of the invention using a well-triggered PMOS ESD clamp circuit whereby the capacitor C of Fig. 15 and 16 is replaced by a parasitic capacitor between the gate and the drain of the  $M_P$  using the well-triggered technique only.

Figs. 19 and 20 show cross sectional views of two different device structures of device implementations in accordance with the circuit diagrams that have been shown in Fig. 15.

Fig. 21 shows a circuit diagram whereby the well-triggered PMOS ESD clamp has been extended to the well-triggered pnp BJT ESD clamp circuit.

Figs. 22 and 23 show two device cross-sectional views of the circuits of the invention that are shown in Fig. 21.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following basic points and aspects that relate to the design of ESD protection circuits deserve to be highlighted:

- ESD protection circuits contain two separate functions, that is the function of detecting the presence of an ESD condition and the function of preventing an existing ESD condition from affecting the IC to which ESD protection circuit is dedicated. The first of these two functions is performed by an ESD Detection Circuit, the second function is performed by an ESD Clamp Circuit
- the ESD detection circuit provides a voltage at the time that an ESD condition exists, this voltage is used to drive or activate the ESD clamp circuit
- the existence of an ESD condition is monitored on a point of input to an IC, the existence of the ESD condition is monitored with respect to either a low voltage reference point

of a ground point. This leads to two points of reference that are normally used for the evaluation of the present of an ESD condition, these two points are frequently referred to as a high voltage reference point or rail VDD and a low voltage reference point or ground VSS

- for many of the applications of ESD circuits, an inverter is used as the ESD detection circuit, this inverter inverts the ESD voltage and uses the inverted voltage to activate the ESD clamp circuit. In view of the fact that a typical ESD disturbance is a voltage with a fast rise time, the inverter of the ESD detection circuit can be coupled to the ESD disturbance via a capacitor that provides a low resistivity connection between the ESD voltage and the inverter for a fast rising ESD voltage. Under those conditions of circuit design, a resistor is typically connected between the input of the inverter and the ground point of reference in order to establish the desired voltage operating conditions for the inverter
- an ESD clamp circuit can be created using either a PMOS or a NMOS device, the gate of these devices is typically connected to the output of the inverter whereby the inverted, detected ESD voltage is supplied to the gate of the PMOS or NMOS device
- of importance to the design of the ESD clamp circuit is the concept of parasitic transistors that are present internally

to the MOS device that is used for the ESD clamp circuit. MOS devices are fundamentally created by impurity implants into the surface of a silicon substrate on a surface of which a gate electrode for a MOS device is being created. These implants form for instance the source and drain regions, as a first step in the creation of MOS devices a p-well or n-well conductivity region is created in the surface of the substrate whereby the n-well or p-well underlies and contains the complete pattern of functionally cooperating MOS devices. These impurity implants lead to the formation of junctions between the various regions of different conductivity such as between source/drain and n-well/p-well and further between the n-well/p-well and the underlying silicon substrate that also is of a particular impurity and subsequent conductivity. These junctions lead to the formation of parasitic transistors. Where these parasitic transistors extend in the direction of the surface of the substrate, these transistors are referred to as lateral parasitic transistors. Where these transistors penetrate into the surface of the transistor in the direction of the underlying substrate, these transistors are referred to as vertical parasitic transistors. The design of most ESD clamp circuits makes use of these transistors, these transistors are under certain conditions of operation of the ESD clamp circuit triggered thereby short-circuiting the ESD

voltage before this voltage can reach the IC. Examples of these parasitic capacitors have been highlighted in Figs. 19, 20, 22, and 23 contained herein wherein Q1 are lateral parasitic transistors and Q2 are vertical parasitic transistors. For the specific application that has been highlighted in these referenced figures, the transistor Q1 is a lateral parasitic p-n-p junction transistor while transistor Q2 is a vertical parasitic p-n-p junction transistor. The action of turning on these transistors forms the heart of the function of the ESD clamp circuit as will be explained in detail in the text that follows

- a point that is of importance to the application of MOS devices as provided by this patent makes use of the fact that when using a p-type silicon substrate into the surface of which an n-well is formed, the voltage of the n-well can be better controlled than the voltage of the underlying p-type substrate. This is because the p-type substrate inherently contains a substrate resistance through which a path of conductivity as yet remains for a significant portion of the body of the substrate. This as opposed to the n-well that can readily be isolated from other, surrounding voltage levels without any paths of resistivity between the n-well and its surroundings

- it must, as part of the design and evaluation of ESD protection circuits, be determined how these circuits perform under conditions of ESD presence (ESD stress) and under normal operating conditions. Under the former operational condition, the ESD circuits must perform their function of protecting the IC, under the latter conditions the ESD circuits must not affect the IC.

The following discussion highlights circuit diagrams and simulation results that have been obtained within the context of the invention. The material presented addresses in sequence:

- the circuit diagram of the ESD detection and ESD clamp circuits of the invention with a detailed explanation of their operation (Fig. 4)
- simulation results as they relate to the circuits of the ESD detection and ESD clamp circuit of the invention (Figs. 5 through 10)
- various circuit implementations of the ESD circuits of the invention (Figs. 11 through 14)
- a power-rail well-triggered PMOS ESD clamp circuit of the invention (Figs. 15 through 18)
- two cross sections and a discussion of two methods of implementation of the power-rail well-triggered PMOS ESD clamp circuit of the invention (Figs. 19 and 20)

- an extension of the power-rail well-triggered PMOS ESD clamp circuit of the invention by making this circuit into a well-triggered p-n-p parasitic transistor triggered device (Fig. 21)
- two cross-sections and a discussion of two methods of implementation of the latter device (Figs. 22 and 23).

The invention of a power-rail ESD clamp circuit contains an ESD pulse detection circuit and an ESD clamp PMOS device, these components are arranged in a circuit diagram that is shown in Fig. 4.

The ESD pulse detection circuit 26 is formed by a capacitor 10, a resistor 12, and an inverter, where the inverter is formed by the PMOS device (28)  $M_P$  and the NMOS device (30)  $M_N$ . The function of the ESD pulse detection circuit is to detect the ESD pulse, which occurs between the highlighted VDD and VSS power rails. The ESD clamp  $M_{ESD}$  (32) that is formed by the PMOS device will be turned on by the ESD pulse detection circuit 26 at the time that the ESD pulse is detected. In the absence of the ESD pulse  $M_{ESD}$  will remain turned off.

At the time that an ESD overstress voltage occurs between the VDD and VSS power rails, the voltage at node Ni is coupled to

the high voltage VDD via the capacitor C (10). The voltage at node N is forced to a low voltage value by the inverter, which is made up of  $M_P$  (28) and  $M_N$  (30). Therefore the ESD clamp  $M_{ESD}$  (32) containing a PMOS device will be turned on to bypass the ESD current. The RC network is used to turn off  $M_{ESD}$  in normal operation that is when VDD is biased at 3.3V. Under normal operating conditions, the voltage at node Ni is O volts while the voltage at node N is equal to VDD due to the inverter. Therefore, the ESD clamp  $M_{ESD}$  using a PMOS device is turned off under normal operating condition.

The phenomenon described above can be simulated by using circuit simulators. For this purpose the proposed ESD protection circuit that is shown in Fig. 4 has been designed using a TSMC 0.25um logic salicide process. The simulator that has been used for this purpose is a simulator known as Hspice. The W/L of MESD in the circuit of the invention is a channel width of 30 um and a channel length of 0.5 um for each finger of MESD. There are a total of 10 fingers for MESD with a total channel width of 300 um. The W/L of MP of the inverter is a channel width of 25 um and a channel length of 0.35 um. The W/L of MN of the inverter is a channel width of 10 um and a channel length of 0.35 um. The value of resistance R is 12 Kohm while the value of the capacitance C is 0.5 pF. Simulations under two different operating conditions

are required in order to verify the functioning of the circuit of the invention. The first operating conditions represent the ESD overstress conditions where ESD overstress is between the VDD and VSS power rails. The second operating conditions represent the power-on conditions where a voltage of 3.3V exists between the VDD and VSS power rails.

The operation of the proposed ESD protection circuit when ESD voltage exists between the VDD and VSS power rails can be explained as followed. The ESD overstress voltage with an amplitude of 8 volts and a rise time of 10 nS is applied between the VDD and VSS power rails. Because the junction breakdown voltage of the PMOS device 32 (Fig. 4) is about 9.5V, MESD must be turned on before conditions of junction breakdown occur. Otherwise, the ESD pulse detection circuit is of no help in triggering (switching on) M<sub>ESD</sub>, as a consequence, the ESD level will not be improved. When the voltage at VDD is increased, this voltage is coupled to Ni via capacitor C. After the voltage at Ni is above a threshold voltage of  $M_N$ , the NMOS device of the inverter will turn on and clamp the voltage at N to low voltage level. Under these conditions, the voltage between node N and VDD (Fig. 4), Vgs, is decreasing from O volts to a negative voltage. Whenever the value of Vgs is less than the threshold voltage of  $M_{ESD}$ ,  $M_{ESD}$  will be turned-on. The threshold voltage of  $M_{ESD}$ , which

is referred to as Vthp, is about -0.86 volts in the circuit shown in Fig. 4.

The simulation results of the proposed ESD protection circuit under conditions of ESD overstress (Fig. 4) are shown in Fig. 5. The various curves that are shown in Fig. 5 show the values over time of the following voltages:

curve a: VDD

curve b: Vgi

curve c: Vg

curve d: Vgs

curve e: Vthp.

The voltages at the nodes of VDD, N, Ni, and the value of Vgs are plotted in this figure. The voltage at the nodes VDD, N, and Ni are referred to as V(VDD), Vg, and Vgi, respectively. The turn-on threshold voltage of  $M_{\text{ESD}}$ , Vthp, is also plotted in this figure as an illustration of the turn-on time of  $M_{\text{ESD}}$ , which is referred to as  $t_{\text{on}}$ . In this  $t_{\text{on}}$  is the length of the time period when  $M_{\text{ESD}}$  is turned-on. The value of  $t_{\text{on}}$  is important to the ESD level of the ESD clamp circuit of the invention. Typically, an appropriate value for  $t_{\text{on}}$  is 20 nsec.

Fig. 5 highlights the time period when the voltage at VDD is increasing from O volt to 8 volt. This time period begins at the time  $t_1$  and ends at  $t_2$ . When the voltage at VDD is increasing, the value of Vgi is also increasing due to the coupling effect of C. After Vgi is above the threshold voltage of Mn, Mn is turned on and the value of Vg is decreasing. Under these conditions, the value of Vgs is decreasing and MESD is turned on at time t3 when the value of Vgs is less than Vthp. After some time between  $t_1$ and t2, the value of Vg is increasing instead of decreasing due to the turn-on of the PMOS device, Mp, in the inverter. However, the value of Vgs is also decreasing in this period. After the time t2 the voltage at VDD remains at 8V. In this period, the value of Vgi is decreasing due to the effect of the RC time constant. At the same time, the value of Vg is increasing and the value of Vgs is decreasing. Finally,  $M_{\text{ESD}}$  is turned off after the time of t4. The time period between t3 and t4 is referred to as ton. For the simulation under discussion, the value of  $t_{\text{ON}}$  is equal to about 20 nsec.

To verify the operating mechanism of the ESD pulse detection circuit under normal conditions of power-on operation, the power-on condition have been simulated in order to verify that the ESD pulse detection circuit works to satisfaction in keeping the ESD clamp PMOS device turned off. Under this simulation, the power-on

ramp had a magnitude of 3.3V and a rise time of 1 msec. and is applied between the VDD and VSS power rails. It needed to be confirmed that the value of Vgs would not fall below the PMOS device threshold voltage, Vthp. The simulation results are shown in Fig. 6 and Fig. 7. In Fig. 6, the voltage at VDD (curve a) and the value of Vgs (curve b) for the entire simulation period are shown. It can readily be verified that the value of Vgs that is coupled from the VDD node is small. The simulation results of Fig. 6 have further been magnified to measure the peak value of the Vgs as shown in Fig. 7.

The various curves that are shown in Fig. 7 show the values over time of the following voltages:

curve a: VDD

curve b: Vgs

curve c: a voltage level of -0.059 volts.

The peak value of Vgs is -0.059 volts, while the absolute value of Vgs is much smaller than the absolute value of Vthp, that is 0.86V. Therefore, this confirms that the ESD clamp using the PMOS device will not be turned on under normal power-on condition. Because the rise time of the power-on ramp is very long compared to that of an ESD pulse, the ESD pulse detection circuit can detect an ESD pulse while not being influenced by the

power-on ramp. Therefore, the ESD pulse detection circuit will turn on M<sub>ESD</sub> under ESD overstress conditions and turn off M<sub>ESD</sub> under power-on conditions. It must further be emphasized that, when the voltages at VDD and VSS are 3.3 volts and O volt, respectively, the RC network will force the voltage at node Ni to O volt while the voltage at node N equals 3.3 volts. Therefore, M<sub>ESD</sub> is turned off under normal operating conditions.

The value of ton is important to the ESD performance of the invention. If this value is too small, there is nearly no effect on the triggering on of the MESD. Under these conditions, the ESD performance will not be improved by this ESD pulse detection circuit. If the value of ton is too large, a major portion of the ESD current will pass through the surface channel of MESD and may cause damage at the surface channel of MESD. Under these conditions, MESD must be rugged enough to sustain the large ESD current. Otherwise, the ESD performance will be degraded due to damage at the surface channel of MESD. Therefore, it is very important to understand the effects that the parameters of the ESD pulse detection circuit have, this will be explored following.

In order to understand the relationship between the performance of the ESD pulse detection circuit and the circuit

parameters, the PMOS turn-on time ton has been simulated versus the resistance, the capacitance, and the W/L of the inverter. These simulation results are plotted in Fig. 8, Fig. 9 and Fig. 10 for respectively resistance value, capacitance value and the channel width of an inverter. The channel width of an inverter means the channel width of  $M_N$  of the inverter. The channel width of MP of the inverter is designed as 2.5 times of the channel width of  $M_N$  of the inverter. The channel lengths of  $M_P$  and  $M_N$  are both 0.35 um. In Fig. 8, the resistor values range from 6.0Kohm to 15.0Kohm with a fixed value for the capacitance C = 0.5 pF. The W/L of  $M_P$  and  $M_N$  is equal to 25.0um/0.35um and 10um/0.35um, respectively. In Fig. 9, the capacitor values range from 0.3 pF to 1.0 pF with a fixed value for R = 10Kohm, and W/L of M<sub>P</sub> and M<sub>N</sub> equal 25.0um/0.35um and 10um/0.35um, respectively. In Fig. 10, the channel width of  $M_N$ , which is referred to as  $W_N$ , ranges from 2.5um to 25.0um with fixed values of R=12Kohm, C=0.5pF, L of  $M_N$ equals 0.35um and W/L of  $M_P$  equals 2.5xW<sub>N</sub>/0.35um. From these three figures, it has been found that  $t_{on}$  is increasing when the resistance value, the capacitance value, and the value of  $W_{N}$  are increasing. Therefore, in the design of this ESD pulse detection circuit, we can appropriately design the values of the resistance, capacitance, and  $W_{N}$  in order to create an areaefficient ESD protection circuit.

Next will be discussed Circuit Implementations of the invention for ESD Protection. There are several circuit implementations of the ESD pulse detection circuit of the invention, especially relating to the implementation of the resistor R (12 in Fig. 4) and the capacitor C (26 in Fig. 4).

Circuit implementations of the invention are demonstrated in Figs. 11 through Fig. 14.

Among these figures, the resistor R (12 in Fig. 11 and 12) can be implemented as a poly resistor, a diffusion resistor or a well resistor. These respective implementations are plotted in Fig. 11 and Fig. 12. The resistor can also be implemented by an active PMOS device or an active NMOS device, this is shown in Fig. 13 and Fig. 14 respectively as follows: 34 in Fig. 13 is the active PMOS device with resistive gate load resistance 36 connected between the gate of PMOS device 34 and the voltage VSS, 38 in Fig. 14 is the active NMOS device with resistive gate load resistance 40 connected between the gate of NMOS device 38 and the voltage VDD.

The capacitor C (10, Fig. 4) can be implemented by metal capacitor or by a MOS gate capacitor, this is shown in Fig. 11 through Fig. 14. Figs. 11 and 13 show how the capacitor is formed

by using a MOS gate 42 whereby the MOS gate 42 is connected to the VDD node and is under overstress of the ESD voltage. An extra NMOS device ( $M_{N1}$ , 44) is added to protect the gate oxide of the MOS gate 42 capacitor Mc, resistor 46 is the biasing resistor for the MOS gate 44.

Fig. 12 and Fig. 14 show implementations whereby the capacitor is a MOS gate 48 capacitor, the bulk of the MOS gate 48 is connected to the VDD voltage (the power rail).

The following table shows the various implementation alternatives that have been used in the above Figs. 11 through 14.

| Fig. # | R              | С         | MOS Gate Conn. |
|--------|----------------|-----------|----------------|
| 11     | poly, or       | metal, or | VDD node w.    |
|        | diff. res., or | MOS gate  | NMOS protect.  |
|        | well res.      |           |                |
| 12     | poly, or       | metal     |                |
|        | diff. res., or | MOS gate  | node Ni        |
|        | well res.      |           |                |
| 13     | active PMOS    | metal     | VDD node w.    |
|        |                | MOS gate  | NMOS protect.  |
| 14     | active NMOS    | metal     |                |
|        |                | MOS gate  | node Ni        |

The following paragraphs further discuss the application of a Power-Rail Well-Triggered PMOS device for ESD Protection in accordance with the methods of the invention.

The schematic diagrams and circuit implementations of the well-triggered PMOS ESD clamp circuits are shown in Figs. 15 through 20.

Fig. 15 shows a well-triggered PMOS ESD clamp circuit that is combined with gate-coupled technique. M<sub>ESD</sub> device 50 is the PMOS ESD clamp circuit. The ESD pulse detection circuit is formed to control the voltage at node N and thus the turn-on conditions of M<sub>ESD</sub>. The turn-on mechanism of the M<sub>ESD</sub> is controlled by the voltages at the gate and the bulk of M<sub>ESD</sub>. It had been demonstrated that the ESD level of M<sub>ESD</sub> can be improved using this technique. In Fig. 15, the voltage at the bulk of the M<sub>ESD</sub> i.e. the N-well in the p-substrate CMOS process, is driven by the node N, through the pick-up contact of the N-well. Rw (52) in Fig. 15 is the N-well resistance of this implementation.

Fig. 16 shows how the ESD protection circuit of the invention can be implemented by the well-triggered PMOS and by connecting the gate of the PMOS device to the VDD node through a resistor Rg (54). The ESD clamp PMOS device 50 in Fig. 16 is

termed as  $M_{ESD}$  whereby the well resistance of the PMOS device 50 is represented by resistance 56. Rg (54) is used to prevent the gate oxide breakdown of  $M_{ESD}$  due to the ESD overstress on the VDD node.

In order to reduce the required layout area of the implementation, the capacitor, C (10) shown in Fig. 15 and Fig. 16, can be replaced with the parasitic capacitor between the gate and drain of the Mp. The parasitic capacitor is termed as Cgd and is shown as capacitor 58 in Fig. 17 and Fig. 18. Fig. 17 is the well-triggered application that is combined with gate-coupled techniques, while Fig. 18 is the well-triggered technique. For these applications, the resistance value of the resistor R (12) must be large enough to compensate for the small value of Cgd (58) such that the turn-on time, ton, of the circuit is acceptable. These design parameters can be designed by means of circuit simulation.

Fig. 19 and Fig. 20 show cross-sectional views of two different device structures of PMOS devices implemented in accordance with the circuit configuration that is shown in Fig. 15. In these figures, the device structures of two symmetric ESD clamp PMOS devices (60 and 62) as well as the parasitic devices and resistors are shown. Q1 (64) is the parasitic lateral p-n-p

BJT, which is formed by the drain junction 66 of the PMOS devices 60 and 62, the N-well 70 and the source junction 68 of the PMOS devices 60 and 62. Q2 (72) is the parasitic vertical p-n-p BJT, which is formed by the drain junction 66 of the PMOS devices 60 and 62, the N-well 70 and the p-substrate 74. Rw (76) is the resistor formed by the N-well 70 and Rsub 78 is the resistor formed by the p-substrate. In Fig. 19, the two ESD clamp PMOS devices 60 and 62 are placed separately by inserting the N-well pick-up contact 80 between them. The N-well pick-up contact 80 is connected to the node N. In Fig. 20, the drain sides 66 of the two ESD clamp PMOS devices 60 and 62 are connected together and the N-well pick-up contacts 80 are placed around these PMOS devices.

Next will be discussed Well-Triggered p-n-p devices of the invention that are applied for ESD Protection in accordance with the methods of the invention.

The well-triggered PMOS ESD clamp circuit can be extended to the well-triggered p-n-p BJT ESD clamp circuit. The schematic diagram of this invention is shown in Fig. 21. Rw1 (80) and Rw2 (82) are the N-well resistors connected between the N-well pick-up contact and the base of the p-n-p' junctions. Ql (84) is the lateral p-n-p BJT formed under the field oxide by P+ diffusion

region, N-well and P+ diffusion region. Q2 (85) is the vertical p-n-p BJT formed by P+ diffusion region, N-well and the P-substrate. Rsub (86) is the resistor formed by the resistance of the P-substrate. When the ESD overstress voltage exists between the VDD and the VSS power rails, the ESD pulse detection circuit will force the voltage at node N to a low voltage value, thus triggering Q1 (84) and Q2 (85) on thereby bypassing the ESD current. Under normal power-on operation, the voltage at node N will remain high and at a value of VDD. The transistors Q1 (84) and Q2 (85) are therefore turned-off under the normal operating conditions.

Two possible layout implementations of this invention are shown in Fig. 22 and Fig. 23. In these figures, two symmetric devices are drawn for illustration purposes. In Fig. 22, these two devices are separately by the N-well pick-up contact 88. The N-well pick-up contact 88 is connected to the node N. In Fig. 23, the P+ diffusion regions of the two PNP devices 60 and 62 are merged together to form one single P+ diffusion region 90. This merged P+ diffusion region 90 is connected to the VDD node. The N-well pick-up contacts 88 are placed around the ESD clamp devices. By appropriate design of the ESD pulse detection circuit, the invention can be applied as an efficient power-rail ESD clamp circuit between VDD and VSS power rails.

Although the invention has been described and illustrated with reference to specific illustrative embodiments thereof, it is not intended that the invention be limited to those illustrative embodiments. Those skilled in the art will recognize that variations and modifications can be made without departing from the spirit of the invention. It is therefore intended to include within the invention all such variations and modifications which fall within the scope of the appended claims and equivalents thereof.

What is claimed is:

1. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

a ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port; and

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means, whereby in detecting a presence of said electrostatic pulse said ESD pulse detection means generates a voltage that triggers said ESD pulse clamp means thereby shunting said electrostatic pulse from said IC.

- 2. The circuit of claim 1 wherein said ESD pulse detection means contains a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter.
- 3. The circuit of claim 2 wherein said voltage inverter comprises a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port.
- 4. The circuit of claim 3 wherein said first port of said voltage inverter is connected to said first terminal of said IC, while said second port of said voltage inverter is connected to said second terminal of said IC.
- 5. The circuit of claim 3 wherein said connections of gate of said PMOS device and of said NMOS device are commonly connected to said third port of said voltage inverter.
- 6. The circuit of claim 3 wherein said connection of drain and said connection of bulk of said PMOS device are commonly connected to said first port of said voltage inverter.

- 7. The circuit of claim 3 wherein said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of said voltage inverter.
- 8. The circuit of claim 3 wherein said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter.
- 9. The circuit of claim 2 wherein said capacitive component has a first terminal and a second terminal, said first terminal of said capacitive component is connected to said first terminal of said IC, said resistive component has a first terminal and a second terminal, said second terminal of said resistive component is connected to said second port of said IC, and said second terminal of said capacitive component and said first terminal of said resistive component are commonly connected to said third port of said voltage inverter.
- 10. The circuit of claim 1 wherein said ESD pulse clamp means comprises a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second port and a third port.

- 11. The circuit of claim 10 wherein said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said ESD pulse clamp means, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of gate of said PMOS device is connected to said third port of said ESD pulse clamp means.
- 12. The circuit of claim 2 wherein said capacitive component of said ESD pulse detection means comprises:
- a PMOS device having connections of gate electrode, source, drain and bulk, said connections of source, drain and bulk of said PMOS device are commonly connected to said second terminal of said capacitive component, said connection of gate is connected to said first terminal of said capacitive component; and
- a NMOS device having connections of gate electrode, source, drain and bulk whereby said connection of gate electrode is connected via a resistive load component to said second terminal of said capacitive component, said connection of source is

connected to said second terminal of said capacitive component, said connection of drain is connected to said first terminal of said capacitive component, said connection of bulk is connected to said second terminal of said resistive component.

13. The circuit of claim 2 wherein said capacitive component of said ESD pulse detection means comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connections of source, drain and bulk of said PMOS device are commonly connected to said first terminal of said capacitive component, said connection of gate is connected to said second terminal of said capacitive component.

## 14. The circuit of claim 2, wherein:

said capacitive component of said ESD pulse detection means comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connections of source, drain and bulk of said PMOS device are commonly connected to said second terminal of said capacitive component, said connection of gate is connected to said first terminal of said capacitive, said capacitive component further comprises a NMOS device having connections of gate electrode, source, drain and bulk, said connection of gate electrode is connected via a resistive load component to said second terminal of said capacitive component,

said connection of source is connected to said second terminal of said capacitive component, said connection of drain is connected to said first terminal of said capacitive component, said connection of bulk is connected to said second terminal of said resistive component; and

said resistive component comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connection of gate is connected via a resistive load to said second terminal of said resistive component, said connection of source is connected to said second terminal of said resistive component, said connections of drain and of bulk are commonly connected to said first terminal of said resistive load.

## 15. The circuit of claim 2 wherein:

said capacitive component of said ESD pulse detection means comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connections of source, drain and bulk of said PMOS device are commonly connected to said first terminal of said capacitive component, said connection of gate is connected to said second terminal of said capacitive component; and

said resistive component of said ESD pulse detection means comprises a NMOS device having connections of gate electrode, source, drain and bulk, said connections of source and bulk of

said NMOS device are commonly connected to said second terminal of said resistive component, said connection of gate is connected via a resistive load to said first terminal of said capacitive component, said connection of drain of said NMOS device is connected to said first terminal of said resistive component.

- 16. The circuit of claim 10 wherein said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of drain of said PMOS device is connected to said first port of said voltage inverter, said connection of gate of said PMOS device is connected to said third port of said voltage inverter, said connection of bulk of said PMOS device is connected to said connected to said connected to said PMOS device via well resistance that is present in the N-well underlying said PMOS device.
- 17. The circuit of claim 16 wherein said capacitive component of said ESD pulse detection means comprises parasitic capacitance

that is present between said third port of said voltage inverter and said first terminal of said IC.

- 18. The circuit of claim 10 wherein said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connection of bulk of said PMOS device to connected to said third port of said ESD pulse clamp means via well resistance that is present in a N-well underlying said PMOS device, said connection of source said PMOS device is connected to said first port of said ESD pulse clamp means, said connection of drain of said PMOS device is connected to said second port of said IC, said connection of gate of said PMOS device is connected to said first port of said ESD pulse clamp means via a resistive load.
- 19. The circuit of claim 18 wherein said capacitive component of said ESD pulse detection means comprises parasitic capacitance that is present between said third port of said voltage inverter and said first terminal of said IC.

20. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component, a capacitive component, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage

inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said second terminal of said IC, said connections of gate of said PMOS device and said NMOS device are commonly connected to said third port of said voltage inverter, said connection of bulk and drain of said PMOS device is commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said second port of said voltage inverter, said connection of said NMOS device are commonly connected to said voltage inverter;

said capacitive component of said ESD pulse detection means comprising a first terminal and a second terminal, said first terminal of said capacitive component being connected to said first terminal of said IC;

said resistive component of said ESD pulse detection means comprising a first terminal and a second terminal, said second terminal of said resistive component being connected to said second terminal of said IC, and said second terminal of said capacitive component and said first terminal of said resistive component being commonly connected to said third port of said voltage inverter; and

said ESD pulse clamp means comprising a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second port and a third port, said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said ESD pulse clamp means, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of gate said PMOS device is connected to said ESD pulse clamp means, said connection of gate said PMOS device is connected to said ESD pulse clamp means.

21. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said second terminal of said IC, said connections of gate of said PMOS device and said NMOS device are commonly connected to said third port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said voltage

inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter;

said capacitive component of said ESD pulse detection means comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connections of source, drain and bulk of said PMOS device are commonly connected to said second terminal of said capacitive component, said connection of gate is connected to said first terminal of said capacitive component, said capacitive component also comprising a NMOS device having connections of gate electrode, source, drain and bulk whereby said connection of gate electrode is connected via a resistive load component to said second terminal of said capacitive component, said connection of source is connected to said second terminal of said capacitive component, said connected to said first terminal of said capacitive component, said connection of bulk is connected to said second terminal of said resistive component;

said resistive component of said ESD pulse detection means comprising a first terminal and a second terminal, said second terminal of said resistive component being connected to said second terminal of said IC, and said second terminal of said

capacitive component and said first terminal of said resistive component being commonly connected to said third port of said voltage inverter; and

said ESD pulse clamp means comprising a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second port and a third port, said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said source inverter, said connected to said fourth port of said voltage inverter, said connected to said first port of said ESD pulse clamp means, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of gate said PMOS device is connected to said ESD pulse clamp means, said connection of gate said PMOS device is connected to said ESD pulse clamp means, said

22. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from

potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said second terminal of said IC, said connections of gate of said PMOS device and said

NMOS device are commonly connected to said third port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter;

said capacitive component of said ESD pulse detection means comprises a PMOS device having connections of gate electrode, source, drain and bulk whereby said connections of source, drain and bulk of said PMOS device are commonly connected to said first terminal of said capacitive component, said connection of gate is connected to said second terminal of said capacitive component.

said resistive component of said ESD pulse detection means comprising a first terminal and a second terminal, said second terminal of said resistive component being connected to said second terminal of said IC, and said second terminal of said capacitive component and said first terminal of said resistive component being commonly connected to said third port of said voltage inverter; and

said ESD pulse clamp means comprising a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second

port and a third port, said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said ESD pulse clamp means, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of gate said PMOS device is connected to said third port of said ESD pulse clamp means.

23. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said

first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said connections of gate of said PMOS device and said NMOS device are commonly connected to said third port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of

said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter;

said capacitive component of said ESD pulse detection means comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connections of source, drain and bulk of said PMOS device are commonly connected to said second terminal of said capacitive component, said connection of gate is connected to said first terminal of said capacitive component, said capacitive component further comprises a NMOS device having connections of gate electrode, source, drain and bulk, said connection of gate electrode is connected via a resistive load component to said second terminal of said capacitive component, said connection of source is connected to said second terminal of said capacitive component, said connected to said first terminal of said capacitive component, said connection of bulk is connected to said second terminal of said capacitive component;

said resistive component comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connection of gate is connected via a resistive load to said second terminal of said resistive component, said connection of source is connected to said second terminal of said resistive

component, said connections of drain and of bulk are commonly connected to said first terminal of said resistive load; and

said ESD pulse clamp means comprising a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second port and a third port, said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said ESD pulse clamp means, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of gate of said PMOS device is connected to said ESD pulse clamp means, said

24. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to

extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said second terminal of said IC, said connections of gate of said PMOS device and said NMOS device are commonly connected to said third port of said

voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter; said capacitive component of said ESD pulse detection means comprises a PMOS device having connections of gate electrode, source, drain and bulk, said connections of source, drain and bulk of said PMOS device are commonly connected to said first terminal of said capacitive component, said connection of gate is connected to said second terminal of said capacitive component;

said resistive component of said ESD pulse detection means comprises a NMOS device having connections of gate electrode, source, drain and bulk, said connections of source and bulk of said NMOS device are commonly connected to said second port of said resistive component, said connection of gate is connected via a resistive load to said first port of said capacitive component, said connection of drain of said NMOS device is connected to said first terminal of said resistive component; and

said ESD pulse clamp means comprising a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second

port and a third port, said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said ESD pulse clamp means, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of gate said PMOS device is connected to said ESD pulse clamp means, said connection of gate said PMOS device is connected to said third port of said ESD pulse clamp means.

25. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said

first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said connections of gate of said PMOS device and said NMOS device are commonly connected to said third port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of

said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter;

said capacitive component of said ESD pulse detection means comprising a first terminal and a second terminal, said first terminal of said capacitive component being connected to said first terminal of said IC; and

said resistive component of said ESD pulse detection means comprising a first terminal and a second terminal, said second terminal of said resistive component being connected to said second terminal of said IC, and said second terminal of said capacitive component of said pulse detector and said first terminal of said resistive component of said pulse detector being commonly connected to said third port of said voltage inverter; said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of drain of said PMOS device is connected to said first port of said voltage inverter, said connection of gate of said PMOS device is connected to said third port of said voltage inverter, said connection of bulk of

said PMOS device is connected to said connection of gate of said PMOS device via well resistance that is present in the N-well underlying said PMOS device.

26. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second

terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said second terminal of said IC, said connections of gate of said PMOS device and said NMOS device are commonly connected to said third port of said voltage inverter, said connection of bulk and drain of said PMOS device are commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device is commonly connected to said second port of said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter;

said capacitive component of said ESD pulse detection means comprising a first terminal and a second terminal, said first terminal of said capacitive component being connected to said first terminal of said IC;

said resistive component of said ESD pulse detection means comprising a first terminal and a second terminal, said second terminal of said resistive component being connected to said second terminal of said IC, and said second terminal of said capacitive component and said first terminal of said resistive component being commonly connected to said third port of said voltage inverter; and

said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connection of bulk of said PMOS device to connected to said third port of said ESD pulse clamp means via well resistance that is present in a N-well underlying said PMOS device, said connection of source said PMOS device is connected to said first port of said ESD pulse clamp means, said connection of drain of said PMOS device is connected to said second port of said IC, said connection of gate of said PMOS device is connected to said first port of said ESD pulse clamp means via a resistive load.

27. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has

as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is

connected to said first terminal of said IC, said second port of said voltage inverter is connected to said second terminal of said IC, said connections of gate of said PMOS device and said NMOS device are commonly connected to said third port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter;

said capacitive component of said ESD pulse detection means comprises parasitic capacitance that is present between said third port of said voltage inverter and said first port of said IC;

said resistive component of said ESD pulse detection means comprising a first terminal and a second terminal, said second terminal of said resistive component being connected to said second port of said IC, and said first terminal of said being connected to said third port of said voltage inverter; and

said ESD pulse clamp means comprising a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second port and a third port, said first port of said ESD pulse clamp

means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connection of source of said PMOS device is connected to said second port of said ESD pulse clamp means, said connection of drain of said PMOS device is connected to said first port of said voltage inverter, said connection of gate of said PMOS device is connected to said third port of said voltage inverter, said connection of bulk of said PMOS device is connected to said connection of gate of said PMOS device is connected to said connection of gate of said PMOS device via well resistance that is present in the N-well underlying said PMOS device.

28. An Electrostatic Discharge (ESD) protection circuit that is connected between a first terminal and a second terminal of an Integrated Circuit (IC), whereby said ESD protection circuit has as objective to dissipate an electrostatic pulse that originates from an ESD source that is connected between said first terminal and said second terminal thereby protecting said IC from potential damage that can be caused by exposure of said IC to extreme values of voltage from said ESD source, whereby said ESD protection circuit comprises:

an ESD pulse clamp means for shunting said electrostatic pulse from said IC having a first port that is connected to said

first terminal of said IC, a second port that is connected to said second terminal of said IC, and a third port;

an ESD pulse detection means having a first input port connected to said first terminal of said IC, a second input port connected to said second terminal of said IC, an output port that is connected to said third port of said ESD pulse clamp means;

said ESD pulse detection means containing a network comprising a resistive component having a first and a second terminal, a capacitive component having a first and a second terminal, and a voltage inverter;

said voltage inverter of said ESD pulse detection means comprising a PMOS device having connections of gate electrode, source, drain and bulk, and a NMOS device having connections of gate electrode, source, drain and bulk, whereby said voltage inverter contains a first port, a second port, a third port, and a fourth port, said first port of said voltage inverter is connected to said first terminal of said IC, said second port of said voltage inverter is connected to said connections of gate of said second terminal of said IC, said connections of gate of said PMOS device and said voltage inverter, said connected to said third port of said voltage inverter, said connections of bulk and drain of said PMOS device are commonly connected to said first port of said voltage inverter, said connection of source and said connection of bulk of said NMOS device are commonly connected to said second port of

said voltage inverter, said connection of source of said PMOS device and said connection of drain of said NMOS device are commonly connected to said fourth port of said voltage inverter;

said capacitive component of said ESD pulse detection means comprises parasitic capacitance that is present between said third port of said voltage inverter and said first port of said IC:

said resistive component of said ESD pulse detection means comprising a first terminal and a second terminal, said second terminal of said resistive component being connected to said second terminal of said IC, and said second terminal of said resistive component being connected to said third port of said voltage inverter; and

said ESD pulse clamp means comprising a PMOS device having connections of gate electrode, source, drain and bulk, whereby said ESD pulse clamp means contains a first port and a second port and a third port, wherein said first port of said ESD pulse clamp means is connected to said first terminal of said IC, said second port of said ESD pulse clamp means is connected to said second terminal of said IC, said third port of said ESD pulse clamp means is connected to said fourth port of said voltage inverter, said connected to said fourth port of said voltage inverter, said connection of bulk of said PMOS device is connected to said third port of said ESD pulse clamp means via well resistance that is present in a N-well underlying said PMOS

device, said connection of source said PMOS device is connected to said first port of said ESD pulse clamp means, said connection of drain of said PMOS device is connected to said second port of said IC, said connection of gate of said PMOS device is connected to said first port of said ESD pulse clamp means via a resistive load.

## ABSTRACT

A new ESD (Electrostatic Discharge) protection circuit with well-triggered PMOS is provided for application in power-rail ESD protection. A PMOS device is connected between the VDD and VSS power lines to sustain the ESD overstress current during the time that the ESD voltage is applied between the VDD and the VSS power lines. In deep submicron CMOS p-substrate technology, the weak point of ESD overstress control is typically associated with the NMOS device. For this reason, the invention uses a power-rail ESD clamp circuit that incorporates a PMOS device. Applying gatecoupled and N-well triggering techniques, the PMOS can be turned on more efficiently when the ESD overstress is present between the power lines. For p-substrate CMOS technology, it is difficult to couple a high voltage to the substrate of the NMOS device while high voltage is readily coupled to the N-well of a PMOS device. The proposed ESD clamp circuit can be applied efficiently to protect the ESD overstress between power rails.




FIG. 1 - Prior Art




FIG. 2 - Prior Art




FIG. 3 - Prior Art





FIG. 4



*FIG.* 5





FIG. 6






FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET NO. **TS2000-004** 

As a below named Inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **Power-Rail ESD Clamp Circuits With Well-Triggered PMOS** 

| X   | is attached hereto.  |   |   |  |  |
|---|--|---|---|--|--|
|   | was filed on   |   |   |  |  |
| A   | Application Serial No.   |   |   |  |  |
| a   | nd was amended on(if a   |   |   |  |  |
| 1 110   | (if a<br>reby state that I have reviewed and a<br>ended by any amendment referred to   | understand the contents of the abo  | ove Identified specification including the claims, as   |  |  |
| I ac<br>37,   | I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).  I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:  Prior Foreign Application(s)  |   |   |  |  |
| I he inve a fill  |  |   |   |  |  |
| Prio  |  |   | Priority Claimed:   |  |  |
|   | (Number)   | (Country)   | (Day/Month/Year Filed)  |  |  |
|   | (Number)   | (Country)   | (Day/Month/Year Filed)  |  |  |
| prov  | ie subject matter of each of the clain ided by the first paragraph of Title?   | ns of this application is not disclos   | centred states application(s) listed below and, insofa  |  |  |
| prov<br>defin<br>natio  | ne subject matter of each of the claim rided by the first paragraph of Title and in Title 37, Code of Federal Regonal or PCT international filing date   | ns of this application is not disclos<br>35, United States Code, §112, I ad<br>gulations, §1.56(a) which occurred<br>of this application:   | United States application(s) listed below and, insofated in the prior United States application in the mannecknowledge the duty to disclose material information I between the filing date of the prior application and the state of the state of the prior application and the state of the state of the state of the prior application and the state of the state |  |  |
| and and   | (Application Serial No.)   | (Filing Date) (Status) (  | patented, pending, abandoned)   |  |  |
| and and   | (Application Serial No.)   | (Filing Date) (Status) (  |   |  |  |
| I her belie the lithat POW                                    | (Application Serial No.)  reby declare that all statements made of are believed to be true; and further like so made are punishable by fine of such willful false statements may jective.  VER OF ATTORNEY: As a named lication and transact all business in the   | (Filing Date) (Status) (get herein of my own knowledge are that these statements were made or imprisonment, or both, under Suppardize the validity of the application inventor, I hereby appoint the folling Patent and Trademark Office of                       | e true and that all statements made on information and with the knowledge that willful false statements and ection 1001 of Title 18 of the United States Code and tion or any patent issued thereon.  owing attorney(s) and/or agent(s) to prosecute this onnected therewith. (list name & registration no.)  |  |  |
| I her belie the I that  | (Application Serial No.)  reby declare that all statements made of are believed to be true; and further like so made are punishable by fine of such willful false statements may jective.  VER OF ATTORNEY: As a named lication and transact all business in the   | (Filing Date) (Status) (get herein of my own knowledge are that these statements were made or imprisonment, or both, under Suppardize the validity of the application inventor, I hereby appoint the folling Patent and Trademark Office of                       | patented, pending, abandoned)   |  |  |
| I her belief that that POW appli                              | (Application Serial No.)  reby declare that all statements made of are believed to be true; and further like so made are punishable by fine of such willful false statements may jective.  VER OF ATTORNEY: As a named location and transact all business in the ORGE 0. SAILE. (Reg. No.)  Correspondence to: 20 MCINTOS.   | (Filing Date) (Status) (get herein of my own knowledge are that these statements were made or imprisonment, or both, under Supardize the validity of the application inventor, I hereby appoint the follow Patent and Trademark Office con 19,572), STEPHEN B. AC | e true and that all statements made on information and with the knowledge that willful false statements and ection 1001 of Title 18 of the United States Code and tion or any patent issued thereon.  |  |  |
| I her belief that that POW appli                              | (Application Serial No.)  reby declare that all statements made of are believed to be true; and further like so made are punishable by fine of such willful false statements may jectover of the property of the control | (Filing Date) (Status) (get herein of my own knowledge are that these statements were made or imprisonment, or both, under Supardize the validity of the application inventor, I hereby appoint the follow Patent and Trademark Office con 19,572), STEPHEN B. AC | e true and that all statements made on information and with the knowledge that willful false statements and ection 1001 of Title 18 of the United States Code and tion or any patent issued thereon.  |  |  |
| I her belie the lithat POW appli GEO                          | (Application Serial No.)  reby declare that all statements made of are believed to be true; and further like so made are punishable by fine of such willful false statements may jectover of the statements of the control of the contr | (Filing Date) (Status) (get herein of my own knowledge are that these statements were made or imprisonment, or both, under Supardize the validity of the application inventor, I hereby appoint the follow Patent and Trademark Office con 19,572), STEPHEN B. AC | e true and that all statements made on information and with the knowledge that willful false statements and ection 1001 of Title 18 of the United States Code and tion or any patent issued thereon.  |  |  |
| I her belief the litter that that POW applier GEO Send Direct | (Application Serial No.)  reby declare that all statements made of are believed to be true; and further like so made are punishable by fine of such willful false statements may jectover of the property of t | (Filing Date) (Status) (get herein of my own knowledge are that these statements were made or imprisonment, or both, under Supardize the validity of the application inventor, I hereby appoint the follow Patent and Trademark Office con 19,572), STEPHEN B. AC | e true and that all statements made on information and with the knowledge that willful false statements and ection 1001 of Title 18 of the United States Code and tion or any patent issued thereon.  Sowing attorney(s) and/or agent(s) to prosecute this onnected therewith. (list name & registration no.)  EKERMAN (Reg. No. 37,761)  SEW YORK 12603  E NEW YORK 914 452 5863   |  |  |
| I her belie the I that POW applie GEO                         | (Application Serial No.)  reby declare that all statements made of are believed to be true; and further like so made are punishable by fine of such willful false statements may jectover of the property of t | (Filing Date) (Status) (get herein of my own knowledge are that these statements were made or imprisonment, or both, under Supardize the validity of the application inventor, I hereby appoint the follow Patent and Trademark Office con 19,572), STEPHEN B. AC | e true and that all statements made on information and with the knowledge that willful false statements and ection 1001 of Title 18 of the United States Code and tion or any patent issued thereon.  Sowing attorney(s) and/or agent(s) to prosecute this connected therewith. (list name & registration no.)  EKERMAN (Reg. No. 37,761)  SEW YORK 12603  ENEW YORK 914 452 5863  Date  Jung & 2000  |  |  |

|  | MATELIALIMI  | DOCKET NO. TS2000                     | <u>)-004</u> |
|--|--|---------------------------------------|--------------|
|  | MAU-LIN WU_<br>Full_name of second inventor  | Date                                  |              |
|  | Full name of second inventor  Mu-Lin No.  Inventor's signature  84->, No. 63, Sec. 3, Lhing Kur Road,  Residence  Tour war, (R.O.C) Republic of China  Citizenship  No. 9, Creation Road 1, Science-Based Industrial Park, Hsin-Chu, Taiwan  Post Office Address | June 8, 2000                          |              |
|  | Inventor's signature   |                                       |              |
|  | Residence Residence , No. 62, Sec. 2, Lhong Fur Kond,  | 1-Ism Chu, la                         | i wan        |
|  | Tolling (D. C. C.) Population of Mh.   |                                       |              |
|  | Citizenship  |                                       |              |
|  | No. 9, Creation Road 1, Science-Based Industrial Park, Hsin-Chu, Taiwan  |                                       |              |
|  | Post Office Address  |                                       |              |
|  | Full name of third inventor  | Date                                  |              |
|  | Tan mano or third involtor   | Buo                                   |              |
| first first state and state state of the sta | Inventor's signature   |                                       |              |
|  |  |                                       |              |
|  | Residence  |                                       |              |
|  | Citizenship  | · · · · · · · · · · · · · · · · · · · |              |
|  | ·  |                                       |              |
|  | Post Office Address  |                                       |              |
|  | Full name of fourth inventor   | Date                                  |              |
|  | 1 dil hanc of loti tii inventor  | Date                                  |              |
|  | Inventor's signature   |                                       |              |
|  |  |                                       |              |
|  | Residence  |                                       |              |
|  | Citizenship  |                                       |              |
|  |  |                                       |              |
|  | Post Office Address  |                                       |              |
|  | Full name of fifth inventor  | Date                                  |              |
|  |  | Date                                  |              |
|  | Inventor's signature   |                                       |              |
|  |  |                                       |              |
|  | Residence  |                                       |              |
|  | Citizenship  |                                       |              |
|  |  |                                       |              |
|  | Post Office Address  |                                       |              |
|  | Full name of sixth inventor  | Data                                  |              |
|  | A GIL MILLIO OF START HEYOROM  | Date                                  |              |
|  | Inventor's signature   |                                       |              |
|  |  |                                       |              |
|  | Residence  |                                       |              |
|  | Citizenship  |                                       |              |
|  |  |                                       |              |

Post Office Address